


# **Future of CPU Bus Architectures**

**Dan Russell**



**Director of Platform Marketing  
Intel Corporation**

**March 26, 1998**


# Sockets/Slots NOT the Issue



→ Pentium® (P5)  
Processor Bus



→ Pentium Pro/  
Pentium II  
(P6) Processor Bus



# Agenda

- ◆ **Industry Megatrends**
- ◆ **Addressing These Trends**
- ◆ **Building On A Solid Foundation**

# Agenda


## ◆ Industry Megatrends

- ◆ **Add** More data being processed
- ◆ **Build** More data being displayed  
More data being stored  
More data being streamed




# More Data Being Processed

Rich data types eg 3D



# More Data Being Processed

Rich data types eg 3D



# More Data Being Processed

## Improving processor capability. . .

Silicon Process  
Technology

0.8 $\mu$   
5v


0.6 $\mu$   
3.3v

0.35 $\mu$   
2.5v


0.25 $\mu$   
1.7v

0.18 $\mu$   
-

P5 Technology



P6 Technology






Estimated

intel®

. . . but relative bus latency is increasing

# More Data Being Displayed

## Graphics workload




Pentium® II Processor in a 300MHz System with 66 MHz SDRAM




# More Data Being Stored

## DRAM industry's focus is density




Drawing not to Scale

# More Data Being Streamed



# Addressing these Megatrends




**ALL affect the CPU bus architecture!**  
**CPU bus needs to be:**


◆ **Scaleable and latencytolerant**

# A Scalable Bus

P5 Technology IO Structure



P6 Technology IO Structure




# A latency tolerant bus

Deep pipelining = high throughput + scaleable


## 66MHz P5 bus

- 325MB/s  
(Maximum sustained read  
xfer is 4 cachelines/26 clks)




## 66MHz P6 bus

- 533MB/s  
(4 lines/16 clks)




## Hypothetical 100MHz P5 bus

- 356MB/s  
(4 lines/36 clks)



## 100MHz P6 bus

- 640MB/s  
(4 lines/20 clks)




Note poor  
scaling

# A latencytolerant bus

## USW C Memory(W rite Combining)


P5 “byte lanes”



Individual byte/word/dword writes

**8 transfers in 44 clks**

P6 “byte lanes”



# buffers is implementation  
dependent & software transparent

Minimum cycles chosen on eviction

**1 transfer in 15 clks**

# Demonstrable Differences

## McCalpin STREAMS benchmark\*

4 loops that measure memory-system bandwidth

**P5 Technology**

**P6 Technology**

<b>233MHz Pentium® processor</b>	<b>233MHz Pentium II processor</b>	
<b>66MHz Bus</b>	<b>66MHz Bus</b>	
<b>66MHz SDRAM</b>	<b>66MHz SDRAM</b>	<b>Delta</b>
<b>89</b>	<b>126</b>	<b>+41%</b>

\* <http://www.cs.virginia.edu/stream/>

Numbers shown above are averaged across all 4 tests;  
Array size used in benchmark = 4M

# Building on a Solid Foundation

L2 Cache  
Size+Speed

Cache Bus  
Size+Speed

MP

Integrated,  
External or  
No L2

MHz

Supply  
Voltages  
Power

Packaging

System Bus  
Size+Speed



Server and  
Workstation



Performance  
PC



Basic PC



Mobile PC



**Products for multiple Market Segments**



# Summary

## Future of CPU Bus Architectures

Megatrends demand latencytolerance

- ◆ P6 features match design requirements
  - ◆ high throughput, scaleable, reliable
- ◆ P6 processor core is fast & getting faster
- ◆ Graphics moving from 1x AGP to 2x, 4x
- ◆ Real time IO traffic will increase
- ◆ Memory speeds will increase slightly

intel® **Intel's future investment is with P6 Bus**